Josep Torrellas

Citado por

	Todos	Desde 2017
Citações	15625	4104
Índice h	66	31
Índice i10	201	109

880

440

220

660

1994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202247 72 103 125 168 186 236 239 317 336 385 521 534 548 636 798 871 866 857 858 746 831 783 761 644 786 714 829 363

Acesso público

Ver tudo

72 artigos

0 artigos

disponível

não disponível

Com base em autorizações de financiamento

Coautores

Jose RenauProcessor of Computer Science Engineering, UCSCEmail confirmado em ucsc.edu
Luis CezeProfessor of Computer Science and Engineering, University of WashingtonEmail confirmado em cs.washington.edu
Smruti R. SarangiComputer Science, IIT DelhiEmail confirmado em cse.iitd.ac.in
Radu TeodorescuThe Ohio State UniversityEmail confirmado em cse.ohio-state.edu
Milos PrvulovicProfessor of Computer Science, Georgia TechEmail confirmado em cc.gatech.edu
Pablo MontesinosAppleEmail confirmado em apple.com
Michael HuangUniversity of RochesterEmail confirmado em rochester.edu
Lawrence RauchwergerProfessor of Computer Science, University of Illinois at Urbana-ChampaignEmail confirmado em illinois.edu
Zheng ZhangProfessor of Computer Science and Engineering, NYU ShanghaiEmail confirmado em nyu.edu
Wonsun AhnUniversity of PittsburghEmail confirmado em cs.pitt.edu
José F. MartínezLee Teng-hui Professor of Engineering at Cornell UniversityEmail confirmado em cornell.edu
Maria GarzaranResearch assistant professor, University of Illinois at Urbana-ChampaignEmail confirmado em uiuc.edu
Ulya R. KarpuzcuAssociate Professor of Electrical and Computer Engineering, University of Minnesota, Twin-CitiesEmail confirmado em umn.edu
Yuanyuan ZhouUniversity of California, San DiegoEmail confirmado em eng.ucsd.edu
Nam Sung KimW.J. ‘Jerry’ Sanders III – AMD, Inc. Endowed Chair Professor and Fellow of ACM/IEEEEmail confirmado em illinois.edu
John HennessyStanford UniversityEmail confirmado em stanford.edu
Aditya AgrawalSenior Software Engineer, GoogleEmail confirmado em illinois.edu
Yan SolihinUniversity of Central FloridaEmail confirmado em ucf.edu
Pedro TrancosoDepartment of Computer Science and Engineering, Chalmers University of TechnologyEmail confirmado em chalmers.se
Jaejin LeeDept. of Compter Science and Engineering, Seoul National UniversityEmail confirmado em snu.ac.kr

Seguir

Josep Torrellas

Professor of Computer Science, University of Illinois Urbana-Champaign

Email confirmado em illinois.edu - Página inicial

Computer architecture parallel computing shared-memory architectures


Título Ordenar por citações Ordenar por ano Ordenar por título	Citado por Citado por	Ano
VARIUS: A model of process variation and resulting timing errors for microarchitects SR Sarangi, B Greskamp, R Teodorescu, J Nakano, A Tiwari, J Torrellas IEEE Transactions on Semiconductor Manufacturing 21 (1), 3-13, 2008	503	2008
Variation-aware application scheduling and power management for chip multiprocessors R Teodorescu, J Torrellas ACM SIGARCH computer architecture news 36 (3), 363-374, 2008	432	2008
A chip-multiprocessor architecture with speculative multithreading V Krishnan, J Torrellas IEEE Transactions on Computers 48 (9), 866-880, 1999	420	1999
Bulk disambiguation of speculative threads in multiprocessors L Ceze, J Tuck, J Torrellas, C Cascaval ACM SIGARCH Computer Architecture News 34 (2), 227-238, 2006	414	2006
FlexRAM: Toward an advanced intelligent memory system Y Kang, W Huang, SM Yoo, D Keen, Z Ge, V Lam, P Pattnaik, J Torrellas Proceedings 1999 IEEE International conference on computer design: VLSI in …, 1999	353	1999
FlexRAM: Toward an advanced intelligent memory system Y Kang, W Huang, SM Yoo, D Keen, Z Ge, V Lam, P Pattnaik, J Torrellas Computer Design (ICCD), 1999 IEEE International Conference on, 5-14, 1999	353	1999
ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors M Prvulovic, Z Zhang, J Torrellas ACM SIGARCH Computer Architecture News 30 (2), 111-122, 2002	350	2002
False sharing and spatial locality in multiprocessor caches J Torrellas, HS Lam, JL Hennessy IEEE Transactions on Computers 43 (6), 651-663, 1994	321	1994
POSH: a TLS compiler that exploits program structure W Liu, J Tuck, L Ceze, W Ahn, K Strauss, J Renau, J Torrellas Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice …, 2006	320	2006
BulkSC: Bulk enforcement of sequential consistency L Ceze, J Tuck, P Montesinos, J Torrellas Proceedings of the 34th annual international symposium on Computer …, 2007	301	2007
Cherry: Checkpointed early resource recycling in out-of-order microprocessors J Martínez, J Renau, M Huang, M Prvulovic, J Torrellas Intl. Symp. on Microarchitecture (MICRO), 2002	296	2002
Facelift: Hiding and slowing down aging in multicores A Tiwari, J Torrellas 2008 41st IEEE/ACM International Symposium on Microarchitecture, 129-140, 2008	291	2008
Architectural support for scalable speculative parallelization in shared-memory multiprocessors M Cintra, JF Martínez, J Torrellas Proceedings of the 27th annual international symposium on Computer …, 2000	277	2000
Delorean: Recording and deterministically replaying shared-memory multiprocessor execution ef? ciently P Montesinos, L Ceze, J Torrellas ACM SIGARCH Computer Architecture News 36 (3), 289-300, 2008	268	2008
Speculative synchronization: Applying thread-level speculation to explicitly parallel applications JF Martinez, J Torrellas ACM SIGOPS Operating Systems Review 36 (5), 18-29, 2002	261	2002
Positional adaptation of processors: application to energy reduction MC Huang, J Renau, J Torrellas 30th Annual International Symposium on Computer Architecture, 2003 …, 2003	256	2003
A framework for dynamic energy efficiency and temperature management M Huang, J Renau, SM Yoo, J Torrellas Proceedings of the 33rd annual ACM/IEEE international symposium on …, 2000	225	2000
Using a user-level memory thread for correlation prefetching Y Solihin, J Lee, J Torrellas Proceedings 29th Annual International Symposium on Computer Architecture …, 2002	218	2002
Invisispec: Making speculative execution invisible in the cache hierarchy M Yan, J Choi, D Skarlatos, A Morrison, C Fletcher, J Torrellas 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …, 2018	205	2018
ReCycle: Pipeline adaptation to tolerate process variation A Tiwari, SR Sarangi, J Torrellas ACM SIGARCH Computer Architecture News 35 (2), 323-334, 2007	192	2007

O sistema não pode efectuar a operação agora. Tente novamente mais tarde.

Artigos 1–20

Citações por ano

Citações duplicadas

Citações unidas

Adicionar coautoresCoautores

Seguir este autor

Citado por

Coautores