Luis A. Plana - Google Scholar Citations

Cited by

	All	Since 2015
Citations	3314	2085
h-index	25	18
i10-index	50	30

460

230

115

345

200220032004200520062007200820092010201120122013201420152016201720182019202016 14 41 39 36 48 73 104 126 105 185 190 191 271 349 389 444 399 233

Co-authors

Steve FurberProfessor of Computer Engineering, Department of Computer Science, The University of Manchester, UKVerified email at manchester.ac.uk
Francesco GalluppiResearch Engineer, Gensight BiologicsVerified email at inserm.fr
Dave LesterLecturer, School of Computer Science, University of Manchester, UKVerified email at cs.man.ac.uk
Eustace PainkrasKIOXIA Technology UK LtdVerified email at kioxia.com
Mikel LujanDepartment of Computer Science, University of ManchesterVerified email at manchester.ac.uk
Javier NavaridasSchool of Computer Science, The University of ManchesterVerified email at manchester.ac.uk
Cameron PattersonUniversity of Manchester Computer ScienceVerified email at cs.man.ac.uk
Jose Miguel-AlonsoIntelligent Systems Group ISG, University of the Basque Country UPV/EHUVerified email at ehu.eus
Dr Shufan YangUniversity of GlasgowVerified email at glasgow.ac.uk
Sergio DaviesSenior Lecturer, Department of Computing, Sheffield Hallam UniversityVerified email at shu.ac.uk
Bernabe Linares-BarrancoInstituto de Microelectrónica de Sevilla, IMSE-CNM, Universidad de Sevilla, CSICVerified email at imse-cnm.csic.es
serrano-gotarredonaInstituto de Microlectronica de Sevilla, CSIC, Universidad de SevillaVerified email at imse-cnm.csic.es
Steven NowickProfessor of Computer Science, Columbia UniversityVerified email at cs.columbia.edu
Amirreza YousefzadehimecVerified email at imec.nl
Christian MayrProfessor, Technische Universität DresdenVerified email at tu-dresden.de
Johannes PartzschChair for Highly Parallel VLSI Systems and Neuromorphic Circuits, TU DresdenVerified email at tu-dresden.de
Jorg ConradtEECS, KTH Stockholm, SwedenVerified email at kth.se
Xavier LagorcePropheseeVerified email at crans.org
R.B BenosmanProfessor, University Pittsburgh/ Carnegie Mellon/Sorbonne UniversitasVerified email at upmc.fr
Evangelos StromatiasResearcher at Medis.nlVerified email at medis.nl

Luis A. Plana

Research Fellow, Department of Computer Science, The University of Manchester

Verified email at manchester.ac.uk - Homepage

Many-core systems Neuromorphic Engineering Embedded Systems


Title Sort by citations Sort by year Sort by title	Cited by Cited by	Year
The spinnaker project SB Furber, F Galluppi, S Temple, LA Plana Proceedings of the IEEE 102 (5), 652-665, 2014	595	2014
Overview of the spinnaker system architecture SB Furber, DR Lester, LA Plana, JD Garside, E Painkras, S Temple, ... IEEE Transactions on Computers 62 (12), 2454-2467, 2012	495	2012
SpiNNaker: mapping neural networks onto a massively-parallel chip multiprocessor MM Khan, DR Lester, LA Plana, A Rast, X Jin, E Painkras, SB Furber 2008 IEEE International Joint Conference on Neural Networks (IEEE World …, 2008	273	2008
SpiNNaker: A 1-W 18-core system-on-chip for massively-parallel neural network simulation E Painkras, LA Plana, J Garside, S Temple, F Galluppi, C Patterson, ... IEEE Journal of Solid-State Circuits 48 (8), 1943-1953, 2013	221	2013
A GALS infrastructure for a massively parallel multiprocessor LA Plana, SB Furber, S Temple, M Khan, Y Shi, J Wu, S Yang IEEE Design & Test of Computers 24 (5), 454-463, 2007	178	2007
Minimalist: An environment for the synthesis, verification and testability of burst-mode asynchronous machines RM Fuhrer, SM Nowick, M Theobald, NK Jha, B Lin, L Plana	118	1999
Modeling spiking neural networks on SpiNNaker X Jin, M Lujan, LA Plana, S Davies, S Temple, SB Furber Computing in science & engineering 12 (5), 91-97, 2010	88	2010
An investigation into the security of self-timed circuits ZC Yu, SB Furber, LA Plana Ninth International Symposium on Asynchronous Circuits and Systems, 2003 …, 2003	71	2003
Understanding the interconnection network of SpiNNaker J Navaridas, M Luján, J Miguel-Alonso, LA Plana, S Furber Proceedings of the 23rd international conference on Supercomputing, 286-295, 2009	70	2009
SPA-a synthesisable amulet core for smartcard applications LA Plana, PA Riocreux, WJ Bainbridge, A Bardsley, JD Garside, S Temple Proceedings Eighth International Symposium on Asynchronous Circuits and …, 2002	64	2002
Balsa: A Tutorial Guide. D Edwards, A Bardsley, L Janin, L Plana, W Toms The University of Manchester, 2006	60	2006
A hierachical configuration system for a massively parallel neural hardware platform F Galluppi, S Davies, A Rast, T Sharp, LA Plana, S Furber Proceedings of the 9th conference on Computing Frontiers, 183-192, 2012	55	2012
Spinnaker: A multi-core system-on-chip for massively-parallel neural net simulation E Painkras, LA Plana, J Garside, S Temple, S Davidson, J Pepper, ... Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 1-4, 2012	49	2012
A framework for plasticity implementation on the SpiNNaker neural architecture F Galluppi, X Lagorce, E Stromatias, M Pfeiffer, LA Plana, SB Furber, ... Frontiers in neuroscience 8, 429, 2015	46	2015
Scalable event-driven native parallel processing: the SpiNNaker neuromimetic system AD Rast, X Jin, F Galluppi, LA Plana, C Patterson, S Furber Proceedings of the 7th ACM international conference on Computing frontiers …, 2010	44	2010
SpiNNaker: design and implementation of a GALS multicore system-on-chip LA Plana, D Clark, S Davidson, S Furber, J Garside, E Painkras, J Pepper, ... ACM Journal on Emerging Technologies in Computing Systems (JETC) 7 (4), 1-18, 2011	41	2011
Real-time interface board for closed-loop robotic tasks on the SpiNNaker neural computing system C Denk, F Llobet-Blandino, F Galluppi, LA Plana, S Furber, J Conradt International Conference on Artificial Neural Networks, 467-474, 2013	37	2013
Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware A Rast, F Galluppi, S Davies, L Plana, C Patterson, T Sharp, D Lester, ... Neural Networks 24 (9), 961-978, 2011	37	2011
An on-chip and inter-chip communications network for the spinnaker massively-parallel neural net simulator LA Plana, J Bainbridge, S Furber, S Salisbury, Y Shi, J Wu Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), 215-216, 2008	37	2008
Fault tolerant delay insensitive inter-chip communication Y Shi, SB Furber, J Garside, LA Plana 2009 15th IEEE Symposium on Asynchronous Circuits and Systems, 77-84, 2009	36	2009

The system can't perform the operation now. Try again later.

Articles 1–20

Citations per year

Duplicate citations

Merged citations

Add co-authorsCo-authors

Upload PDF

Follow this author

Cited by

Co-authors