Follow
Josep L. Rossello
Josep L. Rossello
Full Professor, Industrial Engineering Department, Universitat de les Illes Balears, Spain
Verified email at uib.es
Title
Cited by
Cited by
Year
A new stochastic computing methodology for efficient neural network implementation
V Canals, A Morro, A Oliver, ML Alomar, JL Rosselló
IEEE Transactions on Neural Networks and Learning Systems 27 (3), 551-564, 2016
1032016
A variable threshold voltage inverter for CMOS programmable logic circuits
J Segura, JL Rossello, J Morra, H Sigg
IEEE Journal of Solid-State Circuits 33 (8), 1262-1265, 1998
651998
Studying the role of synchronized and chaotic spiking neural ensembles in neural information processing
JL Rossello, V Canals, A Oliver, A Morro
International journal of neural systems 24 (05), 1430003, 2014
582014
An analytical charge-based compact delay model for submicrometer CMOS inverters
JL Rosselló, J Segura
IEEE Transactions on Circuits and Systems I: Regular Papers 51 (7), 1301-1311, 2004
582004
A Stochastic Spiking Neural Network for Virtual Screening
A Morro, V Canals, A Oliver, ML Alomar, F Galán-Prado, PJ Ballester, ...
IEEE Transactions on Neural Networks and Learning Systems 29 (4), 1371 - 1375, 2018
462018
FPGA-based stochastic echo state networks for time-series forecasting
ML Alomar, V Canals, N Perez-Mora, V Martínez-Moll, JL Rosselló
Computational intelligence and neuroscience 2016, 2016
462016
Charge-based analytical model for the evaluation of power consumption in submicron CMOS buffers
JL Rosselló, J Segura
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2002
462002
Hardware implementation of stochastic spiking neural networks
JL Rossello, V Canals, A Morro, A Oliver
International journal of neural systems 22 (04), 1250014, 2012
402012
Chaos-based mixed signal implementation of spiking neurons
JL Rossello, V Canals, A Morro, J Verd
International Journal of Neural Systems 19 (06), 465-471, 2009
362009
Digital implementation of a single dynamical node reservoir computer
ML Alomar, MC Soriano, M Escalona-Morán, V Canals, I Fischer, ...
IEEE Transactions on Circuits and Systems II: Express Briefs 62 (10), 977-981, 2015
332015
Ultra-fast data-mining hardware architecture based on stochastic computing
A Morro, V Canals, A Oliver, ML Alomar, JL Rossello
PloS one 10 (5), e0124176, 2015
332015
Impact of thermal gradients on clock skew and testing
SA Bota, JL Rossello, C De Benito, A Keshavarzi, J Segura
IEEE Design & Test of Computers 23 (5), 414-424, 2006
332006
A compact gate-level energy and delay model of dynamic CMOS gates
JL Rosselló, C de Benito, J Segura
IEEE Transactions on Circuits and Systems II: Express Briefs 52 (10), 685-689, 2005
272005
Smart temperature sensor for thermal testing of cell-based ICs
SA Bota, M Rosales, JL Rosselló, J Segura
Design, Automation and Test in Europe, 464-465, 2005
262005
A simple CMOS chaotic integrated circuit
JL Rosselló, V Canals, I De Paul, S Bota, A Morro
IEICE Electronics Express 5 (24), 1042-1048, 2008
252008
Within die thermal gradient impact on clock-skew: a new type of delay-fault mechanism
S Bota, M Rosales, JL Rosselló, J Segura
International Test Conference 2004, 2004
252004
High-density liquid-state machine circuitry for time-series forecasting
JL Rosselló, ML Alomar, A Morro, A Oliver, V Canals
International journal of neural systems 26 (05), 1550036, 2016
242016
Probabilistic-based neural network implementation
JL Rosselló, V Canals, A Morro
The 2012 International Joint Conference on Neural Networks (IJCNN), 1-7, 2012
242012
Hardware implementation of stochastic-based neural networks
JL Rosselló, V Canals, A Morro
The 2010 International Joint Conference on Neural Networks (IJCNN), 1-4, 2010
242010
Energy-efficient pattern recognition hardware with elementary cellular automata
A Morán, CF Frasser, M Roca, JL Rosselló
IEEE Transactions on Computers 69 (3), 392-401, 2019
22*2019
The system can't perform the operation now. Try again later.
Articles 1–20