Follow
Vishal Canumalla
Vishal Canumalla
Verified email at stanford.edu - Homepage
Title
Cited by
Cited by
Year
Application-Level Validation of Accelerator Designs Using a Formal Software/Hardware Interface
BY Huang, S Lyubomirsky, Y Li, M He, T Tambe, GH Smith, A Gaonkar, ...
ACM Transactions on Design Automation and Embedded Systems (TODAES), 2022
6*2022
FPGA Technology Mapping Using Sketch-Guided Program Synthesis
GH Smith, B Kushigian, V Canumalla, A Cheung, S Lyubomirsky, ...
arXiv preprint arXiv:2401.16526, 2024
12024
There and Back Again: A Netlist's Tale with Much Egraphin'
GH Smith, ZD Sisco, T Techaumnuaiwit, J Xia, V Canumalla, A Cheung, ...
arXiv preprint arXiv:2404.00786, 2024
2024
Generate Compilers from Hardware Models!
GH Smith, B Kushigian, V Canumalla, A Cheung, R Just, Z Tatlock
arXiv preprint arXiv:2305.09580, 2023
2023
The system can't perform the operation now. Try again later.
Articles 1–4