Follow
Nicole Fern
Title
Cited by
Cited by
Year
Hardware Trojans hidden in RTL don't cares—Automated insertion and prevention methodologies
N Fern, S Kulkarni, KTT Cheng
2015 IEEE International Test Conference (ITC), 1-8, 2015
502015
Hardware Trojan detection using exhaustive testing of k-bit subspaces
N Lesperance, S Kulkarni, KT Cheng
The 20th Asia and South Pacific Design Automation Conference, 755-760, 2015
422015
Hiding hardware Trojan communication channels in partially specified SoC bus functionality
N Fern, I San, CK Koç, KTT Cheng
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2016
352016
Detecting hardware trojans in unspecified functionality through solving satisfiability problems
N Fern, I San, KTT Cheng
2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 598-504, 2017
332017
Special session: Cad for hardware security-automation is key to adoption of solutions
S Aftabjahani, R Kastner, M Tehranipoor, F Farahmandi, J Oberg, ...
2021 IEEE 39th VLSI Test Symposium (VTS), 1-10, 2021
222021
Detecting hardware trojans in unspecified functionality using mutation testing
N Fern, KT Cheng
2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 560-566, 2015
222015
Hardware trojans in incompletely specified on-chip bus systems
N Fern, I San, CK Koç, KT Cheng
2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 527-530, 2016
192016
Mutation analysis with coverage discounting
P Lisherness, N Lesperance, KT Cheng
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 31-34, 2013
102013
Gate-level side-channel leakage assessment with architecture correlation analysis
P Kiaei, Y Yao, Z Liu, N Fern, CB Breunesse, J Van Woudenberg, K Gillis, ...
arXiv preprint arXiv:2204.11972, 2022
82022
Evaluating assertion set completeness to expose hardware trojans and verification blindspots
N Fern, KT Cheng
2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 402-407, 2019
62019
Pre-silicon formal verification of JTAG instruction opcodes for security
N Fern, KT Cheng
2018 IEEE International Test Conference (ITC), 1-9, 2018
52018
Mining mutation testing simulation traces for security and testbench debugging
N Fern, KT Cheng
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 714-721, 2017
42017
Gate-Level Side-Channel Leakage Ranking with Architecture Correlation Analysis
P Kiaei, Y Yao, Z Liu, N Fern, CB Breunesse, J Van Woudenberg, K Gillis, ...
IEEE Transactions on Emerging Topics in Computing, 2023
32023
Texas a&m hackin’aggies’ security verification strategies for the 2019 hack@ dac competition
S Gogri, P Joshi, P Vurikiti, N Fern, M Quinn, J Valamehr
IEEE Design & Test 38 (1), 30-38, 2020
32020
Special Session: CAD for Hardware Security-Promising Directions for Automation of Security Assurance
S Aftabjahani, M Tehranipoor, F Farahmandi, B Ahmed, R Kastner, ...
2023 IEEE 41st VLSI Test Symposium (VTS), 1-10, 2023
22023
“A complete system-level security verification methodology
N Fern, C Aerospace and Solutions Architect
(white paper from cadence and tortuga logic)”, 2019
22019
Trojans modifying soft-processor instruction sequences embedded in FPGA bitstreams
I San, N Fern, CK Koc, KT Cheng
2016 26th International Conference on Field Programmable Logic and …, 2016
22016
Analyzing hardware designs for vulnerabilities to side-channel attacks
K Wilkerson, A Althoff, N Fern, V Seshadri, JK Oberg
US Patent 11,960,602, 2024
12024
Hardware: A {Double-Edged} Sword for Security
N Fern
Sl]: USENIX Association, 43, 2021
12021
Verification and trust for unspecified IP functionality
N Fern, KT Cheng
Hardware IP Security and Trust, 255-285, 2017
12017
The system can't perform the operation now. Try again later.
Articles 1–20