David Thomas
David Thomas
Email confirmado em imperial.ac.uk
Título
Citado por
Citado por
Ano
Gaussian random number generators
DB Thomas, W Luk, PHW Leong, JD Villasenor
ACM Computing Surveys (CSUR) 39 (4), 11-es, 2007
2452007
A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation
DB Thomas, L Howes, W Luk
Proceedings of the ACM/SIGDA international symposium on Field programmable …, 2009
2112009
Efficient random number generation and application using CUDA
L Howes, D Thomas
GPU gems 3, 805-830, 2007
1022007
FPGA accelerated simulation of biologically plausible spiking neural networks
D Thomas, W Luk
2009 17th IEEE symposium on field programmable custom computing machines, 45-52, 2009
832009
Glucagon increases energy expenditure independently of brown adipose tissue activation in humans
V Salem, C Izzi‐Engbeaya, C Coello, DB Thomas, ES Chambers, ...
Diabetes, Obesity and Metabolism 18 (1), 72-81, 2016
812016
Comparing performance and energy efficiency of FPGAs and GPUs for high productivity computing
B Betkaoui, DB Thomas, W Luk
2010 International Conference on Field-Programmable Technology, 94-101, 2010
812010
The LUT-SR family of uniform random number generators for FPGA architectures
DB Thomas, W Luk
IEEE transactions on very large scale integration (vlsi) systems 21 (4), 761-770, 2013
78*2013
High quality uniform random number generation using LUT optimised state-transition matrices
DB Thomas, W Luk
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video …, 2007
592007
A reconfigurable computing approach for efficient and scalable parallel graph exploration
B Betkaoui, Y Wang, DB Thomas, W Luk
2012 IEEE 23rd International Conference on Application-Specific Systems …, 2012
582012
A mixed precision Monte Carlo methodology for reconfigurable accelerator systems
GCT Chow, AHT Tse, Q Jin, W Luk, PHW Leong, DB Thomas
Proceedings of the ACM/SIGDA international symposium on Field Programmable …, 2012
552012
FPGA accelerated low-latency market data feed processing
GW Morris, DB Thomas, W Luk
2009 17th IEEE Symposium on High Performance Interconnects, 83-89, 2009
552009
Non-uniform random number generation through piecewise linear approximations
DB Thomas, W Luk
IET Computers & Digital Techniques 1 (4), 312-321, 2007
542007
A framework for FPGA acceleration of large graph problems: Graphlet counting case study
B Betkaoui, DB Thomas, W Luk, N Przulj
2011 International Conference on Field-Programmable Technology, 1-8, 2011
532011
Multivariate Gaussian random number generation targeting reconfigurable hardware
DB Thomas, W Luk
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 1 (2), 1-29, 2008
51*2008
Automatic generation and optimisation of reconfigurable financial Monte-Carlo simulations
DB Thomas, JA Bower, W Luk
2007 IEEE International Conf. on Application-specific Systems, Architectures …, 2007
452007
Exploring reconfigurable architectures for tree-based option pricing models
Q Jin, DB Thomas, W Luk, B Cope
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 2 (4), 1-17, 2009
40*2009
The LUT-SR family of uniform random number generators for FPGA architectures
DB Thomas, W Luk
IEEE transactions on very large scale integration (vlsi) systems 21 (4), 761-770, 2013
372013
Credit risk modelling using hardware accelerated monte-carlo simulation
DB Thomas, W Luk
2008 16th International Symposium on Field-Programmable Custom Computing …, 2008
362008
Dynamic scheduling Monte-Carlo framework for multi-accelerator heterogeneous clusters
HT Anson, DB Thomas, KH Tsoi, W Luk
2010 International Conference on Field-Programmable Technology, 233-240, 2010
342010
Efficient reconfigurable design for pricing asian options
AHT Tse, DB Thomas, KH Tsoi, W Luk
ACM SIGARCH Computer Architecture News 38 (4), 14-20, 2011
312011
O sistema não pode efectuar a operação agora. Tente novamente mais tarde.
Artigos 1–20