João Canas Ferreira
João Canas Ferreira
INESC TEC and University of Porto
Email confirmado em - Página inicial
TítuloCitado porAno
Support for partial run-time reconfiguration of platform FPGAs
ML Silva, JC Ferreira
Journal of Systems Architecture 52 (12), 709-726, 2006
Control and observation of analog nodes in mixed-signal boards
JS Matos, AC Leão, JC Ferreira
Proceedings of IEEE International Test Conference-(ITC), 323-331, 1993
A routing protocol for WSN based on the implementation of source routing for minimum cost forwarding method
F Derogarian, JC Ferreira, VG Tavares
Fifth International Conference on Sensor Technologies and Applications, 85-90, 2011
REFLECT: Rendering FPGAs to multi-core embedded computing
JMP Cardoso, PC Diniz, Z Petrov, K Bertels, M Hübner, H van Someren, ...
Reconfigurable Computing, 261-289, 2011
Generation of partial FPGA configurations at run-time
ML Silva, JC Ferreira
2008 International Conference on Field Programmable Logic and Applications …, 2008
An FPGA implementation of a long short-term memory neural network
JC Ferreira, J Fonseca
2016 International Conference on ReConFigurable Computing and FPGAs …, 2016
Transparent trace-based binary acceleration for reconfigurable HW/SW systems
J Bispo, N Paulino, JMP Cardoso, JC Ferreira
IEEE Transactions on Industrial Informatics 9 (3), 1625-1634, 2012
A scalable array for cellular genetic algorithms: TSP as case study
PV dos Santos, JC Alves, JC Ferreira
2012 International Conference on Reconfigurable Computing and FPGAs, 1-6, 2012
Run-time reconfiguration support for FPGAs with embedded CPUs: The hardware layer
JC Ferreira, MM Silva
19th IEEE International Parallel and Distributed Processing Symposium, 4 pp., 2005
From instruction traces to specialized reconfigurable arrays
J Bispo, N Paulino, JMP Cardoso, JC Ferreira
2011 International Conference on Reconfigurable Computing and FPGAs, 386-391, 2011
Transparent runtime migration of loop-based traces of processor instructions to reconfigurable processing units
J Bispo, N Paulino, JMP Cardoso, JC Ferreira
International Journal of Reconfigurable Computing 2013, 2013
A wearable sensor network for human locomotion data capture.
A Zambrano, F Derogarian, R Dias, MJ Abreu, A Catarino, AM Rocha, ...
pHealth, 216-223, 2012
FPGA-based rectification of stereo images
JGP Rodrigues, JC Ferreira
2010 Conference on Design and Architectures for Signal and Image Processing …, 2010
Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems
ML Silva, JC Ferreira
IET Computers & Digital Techniques 1 (5), 461-471, 2007
Transparent acceleration of program execution using reconfigurable hardware
N Paulino, JC Ferreira, J Bispo, JMP Cardoso
Proceedings of the 2015 Design, Automation & Test in Europe Conference …, 2015
Generation of customized accelerators for loop pipelining of binary instruction traces
NMC Paulino, JC Ferreira, JMP Cardoso
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (1), 21-34, 2016
Tool to support computer architecture teaching and learning
B Nova, JC Ferreira, A Araújo
2013 1st International Conference of the Portuguese Society for Engineering …, 2013
A framework for hardware cellular genetic algorithms: An application to spectrum allocation in cognitive radio
PV dos Santos, JC Alves, JC Ferreira
2013 23rd International Conference on Field programmable Logic and …, 2013
Reconfigurable FPGA-based FFT processor for cognitive radio applications
ML Ferreira, A Barahimi, JC Ferreira
International Symposium on Applied Reconfigurable Computing, 223-232, 2016
Creation of partial FPGA configurations at run-time
ML Silva, JC Ferreira
2010 13th Euromicro Conference on Digital System Design: Architectures …, 2010
O sistema não pode efectuar a operação agora. Tente novamente mais tarde.
Artigos 1–20