Seguir
João Canas Ferreira
João Canas Ferreira
INESC TEC and University of Porto
Email confirmado em fe.up.pt - Página inicial
Título
Citado por
Citado por
Ano
An FPGA implementation of a long short-term memory neural network
JC Ferreira, J Fonseca
2016 International Conference on ReConFigurable Computing and FPGAs …, 2016
552016
Support for partial run-time reconfiguration of platform FPGAs
ML Silva, JC Ferreira
Journal of Systems Architecture 52 (12), 709-726, 2006
342006
Control and observation of analog nodes in mixed-signal boards
JS Matos, AC Leao, JC Ferreira
Proceedings of IEEE International Test Conference-(ITC), 323-331, 1993
321993
A routing protocol for WSN based on the implemention of source routing for minumum cost forwarding method
F Derogarian, JC Ferreira, VMG Tavares
Proc. 5th Intl. Conf. on Sensor Tech. Appl.(SENSORCOMM 2011), 85-90, 2010
302010
Parallel implementation on FPGA of support vector machines using stochastic gradient descent
FF Lopes, JC Ferreira, MAC Fernandes
Electronics 8 (6), 631, 2019
272019
Tool to support computer architecture teaching and learning
B Nova, JC Ferreira, A Araújo
2013 1st International Conference of the Portuguese Society for Engineering …, 2013
242013
Generation of partial FPGA configurations at run-time
ML Silva, JC Ferreira
2008 International Conference on Field Programmable Logic and Applications …, 2008
212008
Transparent trace-based binary acceleration for reconfigurable HW/SW systems
J Bispo, N Paulino, JMP Cardoso, JC Ferreira
IEEE Transactions on Industrial Informatics 9 (3), 1625-1634, 2012
202012
REFLECT: rendering FPGAs to multi-core embedded computing
JMP Cardoso, PC Diniz, Z Petrov, K Bertels, M Hübner, H Someren, ...
Reconfigurable Computing, 261-289, 2011
192011
Run-time reconfiguration support for FPGAs with embedded CPUs: The hardware layer
JC Ferreira, MM Silva
19th IEEE International Parallel and Distributed Processing Symposium, 4 pp., 2005
192005
Generation of customized accelerators for loop pipelining of binary instruction traces
NMC Paulino, JC Ferreira, JMP Cardoso
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (1), 21-34, 2016
182016
A wearable sensor network for human locomotion data capture
A Zambrano, F Derogarian, R Dias, MJ Abreu, A Catarino, AM Rocha, ...
pHealth 2012, 216-223, 2012
172012
Creation of partial FPGA configurations at run-time
ML Silva, JC Ferreira
2010 13th Euromicro Conference on Digital System Design: Architectures …, 2010
172010
Evaluation of CGRA architecture for real-time processing of biological signals on wearable devices
J Lopes, D Sousa, JC Ferreira
2017 International Conference on ReConFigurable Computing and FPGAs …, 2017
162017
Transparent runtime migration of loop-based traces of processor instructions to reconfigurable processing units
J Bispo, N Paulino, JMP Cardoso, JC Ferreira
International Journal of Reconfigurable Computing 2013, 2013
162013
A scalable array for cellular genetic algorithms: TSP as case study
PV dos Santos, JC Alves, JC Ferreira
2012 International Conference on Reconfigurable Computing and FPGAs, 1-6, 2012
162012
FPGA-based rectification of stereo images
JGP Rodrigues, JC Ferreira
2010 Conference on Design and Architectures for Signal and Image Processing …, 2010
162010
From instruction traces to specialized reconfigurable arrays
J Bispo, N Paulino, JMP Cardoso, JC Ferreira
2011 International Conference on Reconfigurable Computing and FPGAs, 386-391, 2011
152011
Transparent acceleration of program execution using reconfigurable hardware
N Paulino, JC Ferreira, J Bispo, JMP Cardoso
2015 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2015
142015
Dynamically reconfigurable LTE-compliant OFDM modulator for downlink transmission
ML Ferreira, A Barahimi, JC Ferreira
2016 Conference on Design of Circuits and Integrated Systems (DCIS), 1-6, 2016
132016
O sistema não pode efectuar a operação agora. Tente novamente mais tarde.
Artigos 1–20